Abstract-This paper discusses the presence of steady-state limit cycles in digitally controlled pulse-width modulation (PWM) converters, and suggests conditions on the control law and the quantization resolution for their elimination. It then introduces single-phase and multi-phase controlled digital dither as a means of increasing the effective resolution of digital PWM (DPWM) modules, allowing for the use of low resolution DPWM units in high regulation accuracy applications. Bounds on the number of bits of dither that can be used in a particular converter are derived. Finally, experimental results confirming the theoretical analysis are presented.
D
IGITAL controllers for pulse-width modulation (PWM) converters enjoy growing popularity due to their low power, immunity to analog component variations, compatibility with digital systems, and faster design process, as discussed in [1] and the references therein. They have the potential to implement sophisticated control schemes and to accurately match duty cycles in interleaved converters. Their applications include microprocessor voltage regulation modules (VRMs), portable electronic devices, and audio amplifiers, among many others.
This paper discusses conditions for the elimination of limit cycles, steady state oscillations at frequencies lower than the switching frequency, in digitally controlled PWM converters, as well as techniques for increasing the effective resolution of digital PWM (DPWM) modules. Section II gives an overview of the structure of digital PWM controllers. Section III describes limit cycles and presents conditions for their elimination. Section IV introduces controlled digital dither as a technique that effectively increases the resolution of the DPWM module, allowing for the use of low resolution DPWM modules in applications requiring high regulation accuracy, such as VRMs. The use of low resolution DPWM modules in these applications, without incurring limit cycles, can result in substantial power and silicon area savings. Section V presents results from a prototype converter implementing the findings of this paper. 
II. DIGITAL CONTROLLER STRUCTURE
A block diagram of a digitally controlled PWM buck converter is shown in Fig. 1 . The controller consists of an analog-todigital converter (ADC) which digitizes the regulated quantity (e.g., the output voltage ), a DPWM module, and a discrete-time control law. A discrete-time PID control law has the form (1) where is the duty cycle command at discrete time , is the error signal (2) and is the state of an integrator
Further, is the proportional gain, is the derivative gain, and is the integral gain. Variable represents the reference voltage, and is the digital representation of . All variables are normalized to the input voltage, . Variable is used as a feedforward term in (1) . Note that by itself would give the correct duty cycle command for steady state operation with constant load, if there were no load-dependent voltage drop along the power train and no other nonidealities in the output stage [2] . Design of digital PID control law is discussed in [3] - [5] .
III. CONDITIONS FOR THE ELIMINATION OF LIMIT CYCLES
For the converter of Fig. 1 , limit cycles refer to steady-state oscillations of and other system variables at frequencies lower than the converter switching frequency . Limit cycles may result from the presence of signal amplitude quantizers like the ADC and DPWM modules in the feedback loop. Steady-state limit cycling may be undesirable if it leads to large, unpredicted output voltage variations. Furthermore, since the limit cycle amplitude and frequency are hard to predict, it is difficult to analyze and compensate for the resulting noise and the electro-magnetic interference (EMI) produced by the converter.
Let us consider a system with ADC resolution of bits and DPWM resolution of bits. For a buck converter, this will correspond to voltage quantization of steps for the ADC, and for the 0885-8993/03$17.00 © 2003 IEEE DPWM. Fig. 2 (a) 1 illustrates qualitatively the behavior of in steady state when the DPWM resolution is less than the ADC resolution, and there is no DPWM level that maps into the ADC bin corresponding to the reference voltage (this ADC bin will be referred to as the zero-error bin). In steady state, the controller will be attempting to drive to the zero-error bin, however due to the lack of a DPWM level there, it will alternate between the DPWM levels around the zero-error bin. This results in nonequilibrium behavior, such as steady-state limit cycling. The first step toward eliminating limit cycles is to ensure that under all circumstances there is a DPWM level that maps into the zero-error bin. This can be guaranteed if the resolution of the DPWM module is finer than the resolution of the ADC. A one-bit difference in the resolutions, , seems sufficient in most applications since it provides two DPWM levels per one ADC level (4) Yet, even if the above condition is met, limit cycling may still occur if the feedforward term is not perfect and the control law has no integral term . In this case, the controller relies on nonzero error signal to drive toward the zero-error bin. However, once is in the zero-error bin, the error signal becomes zero, and droops back below the zero-error bin. This sequence repeats over and over again, resulting in steady-state limit cycling. This problem can be solved by the inclusion of an integral term in the control law. After a transient, the integrator will gradually converge to a value that drives into the zero-error bin, where it will remain as long as , since a digital integrator is perfect [ Fig. 2 
An upper bound of unity is imposed on the integral gain, since the digital integrator is intended to fine-tune the output voltage, therefore it has to be able to adjust the duty cycle command by steps as small as a least significant bit . 1 In all simulations the data is sampled at the switching frequency, therefore the switching ripple on V cannot be seen. For the discussions in this paper the switching ripple is not of interest and its omission makes the plots clearer. bits, is higher than the resolution of the ADC, bits, however steady-state limit cycling is observed both before and after the load current step, since no integral term was used in the control law. On the other hand, in Fig. 3 (b) an integral term is added to the control law, and the steady-state limit cycling is eliminated.
The two conditions suggested above are not sufficient for the elimination of steady-state limit cycles, since the nonlinearity of the quantizers in the feedback loop may still cause limit cycling for high loop gains. Non-linear system analysis tools, such as describing functions [5] - [7] , can be used to determine the maximum allowable loop gain not inducing limit cycles. The feedback loop of the converter includes two quantizers-the ADC and the DPWM-however in the present analysis we will consider only the ADC nonlinearity, since it performs coarser quantization if the DPWM resolution is made higher than that of the ADC (as recommended above). The describing function of an ADC (a round-off quantizier) represents its effective gain as a function of the input signal ac amplitude and dc bias. When the control law contains an integral term, only limit cycles that have zero dc component can be stable, because the integrator drives the dc component of the error signal to the zero-error bin. Since in steady state the dc bias is driven to zero, and since the loop transmission, , from the output of the ADC to its input has a low-pass characteristic, the sinusoidal-input describing function of a round-off quantizer can be used to analyze the stability of the system. The characteristic of a round-off quantizer is plotted in Fig. 4(a) , where is the ADC input voltage, is the ADC quantization bin size corresponding to one , and is the quantized representation of . The corresponding describing function, , is plotted in Fig. 4(b) , where is the ac amplitude of . From the plot it can be seen that the describing function has a maximum value of about 1.3, corresponding to maximum effective ADC gain. The control law (1), and hence , can then be designed to exclude limit cycles by ensuring that Nyquist Criterion (6) holds for all nonzero finite signal amplitudes and frequencies . In practice, conventional loop design methods (e.g., Bode plots) can be used, keeping in mind that the effective ADC gain peaks somewhat above unity.
IV. CONTROLLED DIGITAL DITHER
The precision with which a digital controller regulates is determined by the resolution of the ADC. In particular, can be regulated with a tolerance of one of the ADC. Many present-day applications, such as microprocessor VRMs, demand regulation precision of about 10 mV [8] , requiring ADCs and DPWM modules with very high resolution. For example, regulation resolution of 10 mV at V corresponds to ADC resolution of V mV bits, implying DPWM resolution of at least bits to avoid steady-state limit-cycling. For a converter switching frequency of MHz, such resolution would require a GHz fast clock in a counter-comparator implementation of the DPWM module, or stages in a ring oscillator implementation, resulting in high power dissipation or large area [7] , [9] , [1] . Thus, it is beneficial to look for ways to use low-resolution DPWM modules to achieve the desired high resolution. One method which can increase the effective resolution of a DPWM module is dithering. It amounts to adding high-frequency periodic or random signals to a certain quantized signal, which is later filtered to produce averaged dc levels with increased resolution. Analog dither has been used to increase the effective resolution of a DPWM module [10] . However, analog dither is difficult to generate and control, it is sensitive to analog component variations, and it can be mixed only with analog signals in the converter, and not with signals inside a digital controller. On the other hand, digital dither generated inside the controller is simpler to implement and control, is insensitive to analog component variations, and can offer more flexibility. Therefore, the use of digital dither to improve the resolution of DPWM modules is discussed in the present section.
A. Single-Phase Dither
The idea behind digital dither is to vary the duty cycle by an over a few switching periods, so that the average duty cycle has a value between two adjacent quantized duty cycle levels. The averaging action is implemented by the output filter. The dither concept is illustrated in Fig. 5 . Let and correspond to two adjacent quantized duty cycle levels put out by the DPWM module,
. If the duty cycle is made to alternate between and every next switching period, the average duty cycle over time will equal . Thus, an intermediate sub-bit level can be implemented by averaging over two switching periods, resulting in an increase of the effective DPWM resolution of 1 b. Using the same reasoning, and levels can be implemented by averaging over four switching periods (Fig. 6) , which increases the effective DPWM resolution by 2 b. Finally, it can be seen that by using dither patterns spanning switching periods, the effective DPWM resolution can be increased by b
where is the hardware DPWM resolution, and is the effective DPWM resolution.
B. Dither Patterns
Of course, the effective increase in DPWM resolution by dithering does not come for free. The dithering of the duty cycle creates an additional ac ripple at the output of the filter, which is superimposed on the ripple from the converter switching action. It is desirable to keep the amplitude of the dither ripple low, in order to avoid poor output regulation, EMI, and limit cycles (which may result from the interaction between the dither ripple and the ADC). Thus it is beneficial to select dither patterns that minimize the dither ripple.
For a dither sequence with a particular length ( switching cycles for -bit dither) there may be a few different dither patterns that average to the same dc level. For example, in Fig. 6 the level can be implemented with two different sequences:
or . The latter pattern has higher fundamental frequency, and thus produces less output voltage ripple, due to the low-pass characteristic of the output filter. Two sets of 3-b dither sequences are shown in Table I , with "1" standing for the addition of an to the duty cycle. Table I (a) corresponds to a simple rectangular waveform dither discussed in [11] . The generation of these patterns is very systematic and thus easy to implement. On the other hand, the dither sequences in Table I (b) were chosen with the aim of minimizing their low frequency spectral content. Thus, when filtered, they produce the lowest ripple for a given average duty cycle. Notice that, while for the rectangular-waveform dither the sequences producing lowest ripple are 0, 0, 0, 0, 0, 0, 0, 1 and its complement, for the minimum-ripple dither the ripple produced by any sequence does not exceed the ripple produced by 0, 0, 0, 0, 0, 0, 0, 1 and its complement. Therefore, the minimum-ripple sequences have a clear advantage over the rectangular-waveform sequences, with respect to dither ripple size.
Yet another dither generation approach is to use modulation, however it does not guarantee minimum-ripple patterns, and further the dither spectral content is hard to predict. modulation in power electronics applications is discussed, for example, in [12] and [13] . Fig. 7 shows a dither generation scheme that can produce patterns of any shape, and can therefore implement minimumripple dither such as the one in Table I(b). A look-up table stores dither sequences, each b long, corresponding to the sub-bit levels implemented with -bit dither. The s of the duty cycle command select the dither sequence corresponding to the appropriate sub-bit level, while the -bit counter sweeps through this dither sequence. The dither pattern is then added to the s of to produce the duty cycle command which is sent to the hardware DPWM module.
C. Dither Generation Scheme

D. Dither Ripple Size
In Section IV-A it was shown that the longer the dither patterns used, the larger the effective DPWM resolution. However, longer dither patterns can cause higher output ripple, since they contain lower frequency components, and the filter has less attenuation at lower frequencies. This consideration puts a practical limit on the number of bits of dither that can be added to increase the resolution of the DPWM module.
For the rectangular-waveform dither in Table I (a) some simple mathematical analysis (see the Appendix) can give an estimate of the maximum peak-to-peak ripple added to the output voltage as a result of the dither (8) for , and (9) for , where is the fundamental frequency of the dither (10) is the filter cutoff frequency, and is the zero frequency associated with the output capacitor.
Once the amplitude of the dither is known, we can develop a condition on how many bits of dither, , can be used in a certain system, without inducing limit cycles (see the Appendix), (11) for , and for , where (13) is the difference between the effective resolutions of the DPWM and the ADC (in bits). For example, in Section III it was suggested that making the resolution of the DPWM one bit higher then that of the ADC adequately satisfies the condition to eliminate steady-state limit cycling, hence . The above equations can be used by starting with a guess for , obtaining the corresponding dither frequency from (10), and then using (11) or (12) , respectively, to obtain a bound on . If the result is not consistent with the initial guess for , the procedure should be repeated with a reduced value of . On the other hand, if the inequalities are satisfied, the value of can be increased, and the procedure can be repeated. In Section IV-B it was shown that there are dither patterns, such as the minimum-ripple dither in Table I , that produce lower ripple compared to the rectangular-waveform dither on which the above analysis is based. If such dither patterns are used, (8) and (9) give an overestimate, while (11) and (12) yield an underestimate. Nevertheless, these equations are still a useful tool for conservative design, since ripple amplitude analysis of the minimum-ripple dither is far more involved.
E. Multi-Phase Dither
The concept of controlled dither can be extended to multiphase (interleaved) VRMs. In a multi-phase converter, multiple single-phase power trains are connected to a common output capacitor and switched with the same duty cycle, but out of phase, which decreases the ripple in the output voltage and input current. For example, the block diagram of a four-phase buck converter is shown in Fig. 8 . In this case, the four power train legs are switched out of phase. The controlled dither technique developed for single phase converters can be applied directly to the multi-phase case. For example, to achieve a level, duty cycle is applied to all phases for one switching period, followed by applied to all phases, and so on. However, in a multi-phase converter we can exploit the additional degrees of freedom associated with the independent switching of the different phases to further reduce the dither ripple, and thus allow more bits of dither, and respectively less bits of hardware resolution of the DPWM module. Consider again the case of a level. This level can be implemented by commanding, in the same switching period, to two of the phases and to the other two, so that the average duty cycle over all phases is for that period. The next switching period the duty cycle commands are toggled, so that the average over all phases is still , however the average over time for each phase is as well (Fig. 9 ). The equal averaging over time for each phase is necessary to avoid dc current mismatch among the phases. This approach can be extended for other sub-bit levels, like , noting that for a multiphase converter with phases, bits of dither can be implemented by averaging over the phases. Multiphase dither can increase the dither frequency seen at the output node about times, thus reducing the resulting ripple, and allowing approximately more bits of DPWM resolution to be implemented with dither.
V. EXPERIMENTAL RESULTS
The digital dither technique was tested on a prototype fourphase buck converter with results confirming the theoretical expectations. In the prototype, the ADC had 9-b resolution and the DPWM had 7 b of hardware resolution. The control law included an integral term, thus (5) was satisfied. Condition (6) was satisfied as well, by design of the proportional gain. The transient response of the converter due to a load current step is shown in Fig. 10(a) . The system exhibits steady-state limit cycling since condition (4) is not met. Subsequently 3-b single-phase digital dither was introduced, using the minimum ripple sequences from Table I(b), thus increasing the effective resolution of the DPWM module to bits. The step response of the modified system is shown in Fig. 10(b) . The effective resolution of the DPWM is now higher than that of the ADC, and all three no-limit-cycle conditions (4)-(6) are satisfied. Consequently, limit cycles are prevented. It should be noted that in this case the steady state ripple is only due to the multiphase switching and the dither, and it does not exceed a few millivolts. This example illustrates the validity of the no-limit-cycle conditions, as well as the effectiveness of the controlled dither concept.
VI. CONCLUSION
This paper discussed the presence of steady-state limit cycles in digitally controlled PWM converters, and suggested conditions on the control law, and the ADC and DPWM resolutions for their elimination. It then introduced single-phase and multi-phase controlled digital dither as a means of increasing the effective resolution of DPWM modules, allowing for the use of low resolution DPWM units in high regulation accuracy applications. Bounds on the number of bits of dither that can be used in a particular converter were derived.
APPENDIX DITHER RIPPLE CALCULATIONS
Since the dither constitutes switching between two adjacent quantized duty cycle levels, it can be modeled as a square wave with peak-to-peak amplitude of one hardware of the DPWM module equal to . For -bit rectangular-waveform dither [ Table I (a)], the dither waveform with the largest low frequency component is a square wave with 50% duty ratio at frequency (14) This waveform can be used to study the worst case dither ripple. Since the dither is smoothed by the converter output filter, it is sufficient to consider only its fundamental frequency component, which is a sine wave with frequency and peak-to-peak amplitude (15)
The peak-to-peak output voltage ripple can then be bounded approximately as (16) where is the attenuation of the output filter at frequency . The filter has a cutoff frequency at after which it rolls off at 40 dB/dec. A real capacitor has finite effective series resistance ( ) which causes a zero in the filter characteristic at frequency , changing the rolloff to 20 dB/dec. Thus Substituting back in (16), we obtain upper bounds for the peak-to-peak output voltage ripple due to dither
for , and
for . Once the amplitude of the dither is known, a condition on how many bits of dither, , can be used in a certain system can be developed. To ensure that the dither does not cause steady-state limit cycling, there should always be an effective DPWM level that completely fits into one ADC quantization bin, taking into account the dither ripple. With -b dither, the effective DPWM quantization bin size is (21) Geometric considerations show that the case which allows for the smallest dither ripple amplitude is when the effective DPWM levels are located at one-half effective DPWM bin size from the center of the ADC bin (Fig. 11) . Then the tolerable peak-to-peak dither ripple amplitude is bounded by (22) Assuming that the ADC has resolution b coarser than the effective resolution of the DPWM module (23) the ADC bin size is (24) Substituting (21) and (24) in (22), we obtain (25) Combining (25) with (19) and (20) we obtain an upper bound on (26) for , and
for .
